

O I P E JC58
FEB 28 2005
PATENT & TRADEMARK OFFICE

Express Mail No. EV 346 812 692 US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of: Stephen Maxwell PARKES Confirmation No. 4765
Application No.: 10/679,978 Group Art Unit: 2819
Filed: October 6, 2003 Examiner: Daniel D. Chang
For: INTEGRATED CIRCUIT AND Attorney Docket No.: 85170-4800
RELATED IMPROVEMENTS

**FOURTH SUPPLEMENTAL
INFORMATION DISCLOSURE STATEMENT**

Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Sir:

Pursuant to applicant's duty of disclosure under 37 C.F.R. 1.56, enclosed is a PTO form 1449 which lists three (3) references for the Examiner's review and consideration. A copy of each reference is enclosed. It is respectfully requested that these reference be made of record in this application by the Examiner's completion and return of the PTO Form 1449.

The fee for submitting this information disclosure statement after a first Action on the merits is believed to be \$180. The Commissioner is hereby authorized to charge Winston & Strawn LLP Deposit Account No. 50-1814 for any fee due for this submission.


Respectfully submitted,


Allan A. Fanucci (Reg. No. 30,256)

**WINSTON & STRAWN LLP
CUSTOMER NO. 28765
(212) 294-3311**

Enclosures

03/04/2005 BABRAHA1 00000105 501814 10679978
01 FC:1806 180.00 DA



		ATTY. DOCKET NO.:	APPLICATION NO.:
		85170-4800	10/679,978
		APPLICANT:	
		Stephen Maxwell PARKES	
		FILING DATE:	GROUP:
		October 6, 2003	2819

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO

OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)

	AA	Search Report for Patents concerning "Object Oriented IC Architecture", NERAC, Inc., February 27, 2001.
	AB	Search Report for Patents concerning "On-Chip Packet Switching Networks, Etc.", NERAC, Inc., February 27, 2001.
	AC	"IEEE Heterogeneous InterConnect (HIC) (Low-Cost, Low-Latency Scalable Serial Interconnect for Parallel System Construction)", IEEE Computer Society, September 21, 1995.

EXAMINER**DATE CONSIDERED**

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.